Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

[DFT] Posedge & Negedge flops stiching

Status
Not open for further replies.

ivlsi

Advanced Member level 3
Joined
Feb 17, 2012
Messages
887
Helped
17
Reputation
32
Reaction score
16
Trophy points
1,298
Activity points
6,861
Hi All,

How to stitch a couple of negedge flops in the design where most of the flops are posedge?

How to balance chains where only few flops are negedge but most flops are posedge?

Is it possible to combine posedge and negedge flops in the same chain?

Thank you!
 
Last edited:

ivlsi

Advanced Member level 3
Joined
Feb 17, 2012
Messages
887
Helped
17
Reputation
32
Reaction score
16
Trophy points
1,298
Activity points
6,861
[DFT] Clocks balancing

Hi All,

What techniques are used for clocks balancing in DFT?

Thank you!
 
Last edited by a moderator:

maulin sheth

Advanced Member level 1
Joined
Oct 24, 2010
Messages
494
Helped
90
Reputation
179
Reaction score
88
Trophy points
1,318
Location
Ahmedabad,INDIA
Activity points
4,100
Hello,
yes, we can stitch +ve edge followed -ve edge flops in same scan chain. It will not create any issues.
But you can not connect -ve edge followed by +ve edge flops as its violating the shift path that you can check by doing timing analysis.
 
  • Like
Reactions: ivlsi

    ivlsi

    Points: 2
    Helpful Answer Positive Rating

ivlsi

Advanced Member level 3
Joined
Feb 17, 2012
Messages
887
Helped
17
Reputation
32
Reaction score
16
Trophy points
1,298
Activity points
6,861
Could you explain more please - why +ve edge followed by -ve edge flops will not create timing violations on the shift path while the -ve edge followed by +ve edge flops will do create such violation?
 

maulin sheth

Advanced Member level 1
Joined
Oct 24, 2010
Messages
494
Helped
90
Reputation
179
Reaction score
88
Trophy points
1,318
Location
Ahmedabad,INDIA
Activity points
4,100
There are so many links available on internet. Can you please check there? Do google like : Lock up latch in DFT. Because It is quite difficult to understand here.
You can do small exercise like :
1. Draw a 4 scan flop sequence. Do timing analysis with waveforms.
Do like - if first 2 are +ve edge and last 2 are -ve edge and vice versa. If you do for shifting only, you will get better understanding.

Let me know if any doubt.
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Top