[DFT] How should functional Latches be handled during DFT/scan insertion?

Status
Not open for further replies.

ivlsi

Advanced Member level 3
Joined
Feb 17, 2012
Messages
883
Helped
17
Reputation
32
Reaction score
16
Trophy points
1,298
Activity points
6,868
Hello All,

[DFT] How should functional Latches be handled during DFT/scan insertion?

Thank you!
 

Any response? What about latches @ scan chains?
 
Hi.
It depends.
if you use LSSD design style for dft insertion, no need to do special things on latch, sams as normal flipflop
if you use mux design style for dft insertion, just make it transparent when doing dft. There is usually a TE pin for a latch cell.
You can tie it to Test Mode pin to make it controllable when doing test.
 
Status
Not open for further replies.

Similar threads

Cookies are required to use this site. You must accept them to continue using the site. Learn more…