Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

DFT compiler question

Status
Not open for further replies.

william_qiu

Newbie level 5
Joined
Apr 19, 2005
Messages
9
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,367
dft io pad

When I use DFT compiler to insert_scan i find if i insert_scan at chip level, I have to write a "gate level" pad model. For DFT compiler can't deal with pad correctly. The pad model i wrote contains only some AND BUF gates. But i found still sometimes DFT compiler can't understand it correctly.
Does someone know how to do DFT at chip level? Or we have to do it at core level and then hookup pads?
ThankS
 

bendrift

Member level 4
Joined
Nov 18, 2004
Messages
74
Helped
5
Reputation
10
Reaction score
4
Trophy points
1,288
Activity points
688
dft io site:www.edaboard.com

william_qiu said:
When I use DFT compiler to insert_scan i find if i insert_scan at chip level, I have to write a "gate level" pad model. For DFT compiler can't deal with pad correctly. The pad model i wrote contains only some AND BUF gates. But i found still sometimes DFT compiler can't understand it correctly.
Does someone know how to do DFT at chip level? Or we have to do it at core level and then hookup pads?
ThankS
--i didn't meet that it should have a pad model before insert dft! u can insert dft first and then insert io pad.
 

william_qiu

Newbie level 5
Joined
Apr 19, 2005
Messages
9
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,367
dft pad

bendrift said:
william_qiu said:
When I use DFT compiler to insert_scan i find if i insert_scan at chip level, I have to write a "gate level" pad model. For DFT compiler can't deal with pad correctly. The pad model i wrote contains only some AND BUF gates. But i found still sometimes DFT compiler can't understand it correctly.
Does someone know how to do DFT at chip level? Or we have to do it at core level and then hookup pads?
ThankS
--i didn't meet that it should have a pad model before insert dft! u can insert dft first and then insert io pad.

hi bendrift
Could you give a detail description of flow?
Or could you post your script?
Thank a lot!
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Top