Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Actually I set both existing and spec view. The following are constraints set on test_se
The existing_dft view is supposed to disable the clock-gating logic in scan-mode. But I don't know why it didn't work in this case?