Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Detailed information about clock tree

Status
Not open for further replies.

kunal1514

Full Member level 1
Joined
Dec 13, 2006
Messages
98
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,286
Activity points
2,027
Can any body tell me WHAT IS Clock Tree and All the details related to it.

Also please upload any document related to it's details it's urgent.
 

Clock tree

Hello Kunal

After u synthesize ur design the next step in ASIC design flow is the FLoor planning, placement and then Clock Tree insertion . This includes all teh cells in design being placed and the the Clock connected to every cell .. so Clck tree can be said as the path of the clock from the main clock input to the cells ,... there kinds of CT like .. global and local ..

suresh
 

Clock tree

Hi Kunal,

it is like a tree type of structre that will inserted at the P&R stage of the IC.which will distribute the load on the clock equalliy to reduse the delay caused by the high load present on the clock pin.
regards,
ramesh.s
 

Re: Clock tree

Man I really was hoping some one would say its a "Tree to grow Clocks" :D

Ramesh you descriped it perfectly. There are different types of clock tree, like H tree or Star tree. The names are dervied from how the clock tree looks like in physical layout.
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top