Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
After u synthesize ur design the next step in ASIC design flow is the FLoor planning, placement and then Clock Tree insertion . This includes all teh cells in design being placed and the the Clock connected to every cell .. so Clck tree can be said as the path of the clock from the main clock input to the cells ,... there kinds of CT like .. global and local ..
it is like a tree type of structre that will inserted at the P&R stage of the IC.which will distribute the load on the clock equalliy to reduse the delay caused by the high load present on the clock pin.
regards,
ramesh.s
Man I really was hoping some one would say its a "Tree to grow Clocks"
Ramesh you descriped it perfectly. There are different types of clock tree, like H tree or Star tree. The names are dervied from how the clock tree looks like in physical layout.
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.