Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Designing a comparator with fixed output

Status
Not open for further replies.

jutek

Full Member level 4
Joined
Oct 21, 2005
Messages
211
Helped
6
Reputation
12
Reaction score
1
Trophy points
1,298
Activity points
3,140
hello

i want to design the comparator with nmos input pair and vdd=5V. I want the output to be 0.1V or 1V when input is lower or higher than reference.

How to ensure these levels?

regards
 

Re: comparator's output

(Just an idea, not tested yet!) You may use two inverters at the outputs of the comparator and design the inverters to have Vlow's of 0.1V and 1V repectively (Of course you should use two inverters in series for the 1V output).
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top