Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Design Verfication Solutions

Status
Not open for further replies.

choonlle

Full Member level 2
Joined
Jul 18, 2006
Messages
126
Helped
20
Reputation
40
Reaction score
1
Trophy points
1,298
Location
AFRICA
Activity points
2,025
How to generate a good verification testbench?


How can be defined as good verification testbench??!!
 

1. practice practice practice

2. There is no ideal test bench, amout of field return and recall will jystify how your test bench was good
 

choonlle said:
How to generate a good verification testbench?

This comes via experience and by attending the right set of classes. For instance I run several courses in Bangalore to focus on this topic, depending on the auidence level we tune the contents.

How can be defined as good verification testbench??!!

Ask your Lint tool providers to check for Good TB guidelines. For instance there are solid methodologies such as VMM that can enable you to develop good testbenches. A Lint tool can check your testbench for the compliance to such standards.

Good Luck
Ajeetha, CVC
www.noveldv.com
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top