Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

design the block

fragnen

Full Member level 2
Joined
Apr 3, 2019
Messages
147
Helped
0
Reputation
0
Reaction score
1
Trophy points
18
Activity points
1,057
Data is coming with width 44 bits with a valid signal to a block as input. The block needs to send this incoming data as output of this block with data width of 60 bits and with a output valid signal for the output data. Can you please design this?
 

barry

Advanced Member level 5
Joined
Mar 31, 2005
Messages
5,284
Helped
1,130
Reputation
2,272
Reaction score
1,141
Trophy points
1,393
Location
California, USA
Activity points
28,901
Data is coming with width 44 bits with a valid signal to a block as input. The block needs to send this incoming data as output of this block with data width of 60 bits and with a output valid signal for the output data. Can you please design this?
Why do I get the sense that you are posting your homework questions here?

And, no, I won't design this for you. I am a professional, I get paid for what I do. I will gladly offer help and guidance, but I'm not going to do your work for you.
 

SunnySkyguy

Advanced Member level 5
Joined
Sep 26, 2007
Messages
7,003
Helped
1,709
Reputation
3,416
Reaction score
1,701
Trophy points
1,413
Location
Richmond Hill, ON, Canada
Activity points
51,623
Data is coming with width 44 bits with a valid signal to a block as input. The block needs to send this incoming data as output of this block with data width of 60 bits and with a output valid signal for the output data. Can you please design this?
Sure if you forward your first born and year's salary
 

FvM

Super Moderator
Staff member
Joined
Jan 22, 2008
Messages
48,946
Helped
14,340
Reputation
28,944
Reaction score
13,084
Trophy points
1,393
Location
Bochum, Germany
Activity points
282,394
I presume you want to ask about design of a simple streaming interface (only valid signal no further handshake). But the specification is incomplete, we can't say if the design is trivial or involves critical points.
 

fragnen

Full Member level 2
Joined
Apr 3, 2019
Messages
147
Helped
0
Reputation
0
Reaction score
1
Trophy points
18
Activity points
1,057
FvM

That is the specification. To describe that pictorially , following is the picture

 

Attachments

  • 1631941806797.png
    1631941806797.png
    18 KB · Views: 29

fragnen

Full Member level 2
Joined
Apr 3, 2019
Messages
147
Helped
0
Reputation
0
Reaction score
1
Trophy points
18
Activity points
1,057
Sorry, this is a single clock design and write and read clock is same. Also there is only one reset to the system. If you think two resets will help, then two resets can be thought to be added.
 

FvM

Super Moderator
Staff member
Joined
Jan 22, 2008
Messages
48,946
Helped
14,340
Reputation
28,944
Reaction score
13,084
Trophy points
1,393
Location
Bochum, Germany
Activity points
282,394
The datapath of a clocked design has 1 to N clock cycles latency, the data valid signal has to be delayed by the same number of clock cycles.
 

fragnen

Full Member level 2
Joined
Apr 3, 2019
Messages
147
Helped
0
Reputation
0
Reaction score
1
Trophy points
18
Activity points
1,057
Sorry another matter needs to be mentioned.
After first 44 bits enters the block, then in next clock next 44 bits data enters the block. The block will take the first 44 bits and 16 bits from the next 44 bits to make the total transfer of 60 bits and that 60 bits will come out as the first output of the block with a valid signal. Then, the remaining 44-16=28 bits of the second input of 44 bits are added with 32 bits of the third input data of 44 bits and send as the second output of the block with a valid signal. In this way the input data ins transferred to the output.
Please state if there is any more query.
--- Updated ---

The datapath of a clocked design has 1 to N clock cycles latency, the data valid signal has to be delayed by the same number of clock cycles.
The input data can come to the block in every clock cycle as continuous valid data of 44 bits each.
 
Last edited:

FvM

Super Moderator
Staff member
Joined
Jan 22, 2008
Messages
48,946
Helped
14,340
Reputation
28,944
Reaction score
13,084
Trophy points
1,393
Location
Bochum, Germany
Activity points
282,394
Then, the remaining 44-16=28 bits of the second input of 44 bits are added with 32 bits of the third input data of 44 bits and send as the second output of the block with a valid signal.
Presume you mean "combined" rather than "added" here.

It's essentially a reasssembly of data bits. You'll get 11 output packets for 15 input packets. The output datavalid rate will be respectively 11/15 of the input rate.
--- Updated ---

There are different ways to set up the design. You can e.g. make a FSM with 15 states advanced cyclically, each representing y( n) as a specific combination of x( n), x(n-1) and x(n-2), including 4 states that generate no new output.
 
Last edited:

fragnen

Full Member level 2
Joined
Apr 3, 2019
Messages
147
Helped
0
Reputation
0
Reaction score
1
Trophy points
18
Activity points
1,057
The datapath of a clocked design has 1 to N clock cycles latency, the data valid signal has to be delayed by the same number of clock cycles.
The input data can come to the block in every clock cycle as continuous valid data of 44 bits each.
 

FvM

Super Moderator
Staff member
Joined
Jan 22, 2008
Messages
48,946
Helped
14,340
Reputation
28,944
Reaction score
13,084
Trophy points
1,393
Location
Bochum, Germany
Activity points
282,394
Why are you repeating this point? It's clear so far and considered in my suggestion.

Guess you should start to sketch the design.
 

fragnen

Full Member level 2
Joined
Apr 3, 2019
Messages
147
Helped
0
Reputation
0
Reaction score
1
Trophy points
18
Activity points
1,057
Presume you mean "combined" rather than "added" here.
--- Updated ---

It's essentially a reasssembly of data bits. You'll get 11 output packets for 15 input packets. The output datavalid rate will be respectively 11/15 of the input rate.
How to decide that after 15 inputs packets same thing repeats? Are you following and Lowest common multiple (LCM) or highest common factor (HCF) approach?
 

fragnen

Full Member level 2
Joined
Apr 3, 2019
Messages
147
Helped
0
Reputation
0
Reaction score
1
Trophy points
18
Activity points
1,057
There are different ways to set up the design. You can e.g. make a FSM with 15 states advanced , each representing y( n) as a specific combination of x( n), x(n-1) and x(n-2), including 4 states that generate no new output.
Do you want to mean that state for y(0), y(1), y(2), y(3) will not have any output and output start coming for states with outputs y(4) to y(14)?
--- Updated ---

Since data at the input can come continuously. How will you store the data inside the block?
 
Last edited:

LaTeX Commands Quick-Menu:

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Top