May 26, 2016 #1 M mmaher22 Newbie level 1 Joined May 26, 2016 Messages 1 Helped 0 Reputation 0 Reaction score 0 Trophy points 1 Activity points 8 Hello, I have 2 simillar DRC Errors in Proteus Ares for two capacitors in my PCB the Error is Violation type : "Pad-Pad" Layer: Top Actual Clearance: 9.56th spec'd Clearance: 20th Design Rule: Default What is the meaning of this error and how it can be solved ? Thanks in advance
Hello, I have 2 simillar DRC Errors in Proteus Ares for two capacitors in my PCB the Error is Violation type : "Pad-Pad" Layer: Top Actual Clearance: 9.56th spec'd Clearance: 20th Design Rule: Default What is the meaning of this error and how it can be solved ? Thanks in advance
May 26, 2016 #2 andre_luis Super Moderator Staff member Joined Nov 7, 2006 Messages 9,593 Helped 1,190 Reputation 2,399 Reaction score 1,207 Trophy points 1,403 Location Brazil Activity points 55,669 The error is self explanatory: The DRC for pad-to-pad clearance is configured on tool as 20"th" but you drew them just 9.56"th" apart. You must move away the pads from each other.
The error is self explanatory: The DRC for pad-to-pad clearance is configured on tool as 20"th" but you drew them just 9.56"th" apart. You must move away the pads from each other.