Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Design Phase locked loop

Status
Not open for further replies.

entsecy

Newbie level 3
Joined
May 30, 2012
Messages
3
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,299
Can anyone tell me how to make a pll ciruit
I have to design it
PLEASE HELP!!!!!
 

As usual, not near enough info.

Is this a digital loop or analog loop?
What is the frequency range and voltage range?
Can you use integrated circuits in the design?
Is this homework?
 

hi crutschow, i am working on the same thing. mine can be both analog and digital. the block diagram consist of local oscillator, PFD, charge pump, filter and VCO. the output frequency is targeted at 1000MHz. I intend to use CE colpitts oscillator to realise the VCO. please i need help. your help will be appreciated.
 

hi crutschow, i am working on the same thing. mine can be both analog and digital. the block diagram consist of local oscillator, PFD, charge pump, filter and VCO. the output frequency is targeted at 1000MHz. I intend to use CE colpitts oscillator to realise the VCO. please i need help. your help will be appreciated.

Your specs are not clear enough to me. You said that your PLL can be either analog or digital, but the explained block diagram seems that of an analog PLL. As already asked by crutschow: Is it a homework ? Why don't use one of the off-the-shelf IC component (there exist also with integrated VCO) ?
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top