Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

design of two stage opamp by gm/Id method

Status
Not open for further replies.
A

analogfreak

Newbie level 1
Joined
Apr 15, 2015
Messages
1
Helped
0
Reputation
0
Reaction score
0
Trophy points
1
Activity points
8
Two stage Opamp with miller compensation was designed with gm/id =13 and circuit is functioning properly for open loop. However, when this opamp is simulated as a unity gain buffer a few transistors start operating in linear region. What might be the cause for this behavior?
Please help
 

When the value of vds<vgs-vth, the transistor will operates in linear region.
 

analogfreak said:
Two stage Opamp with miller compensation was designed with gm/id =13 and circuit is functioning properly for open loop. However, when this opamp is simulated as a unity gain buffer a few transistors start operating in linear region. What might be the cause for this behavior?
Please help
Click to expand...

You probably changed the DC feedback from the open loop to closed loop circuit.
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top