Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
design the 1st stage with this transistor , so u can get the lowest noise figuure but moderate gain , then design a second stage another transistor to give iu the gain u want
but u go check the stability and the linearity of the complete amplifier
I made second stage (upload in word doc) but I have some questions.
1. In my design, The second stage have dc biasing circuit only. Is it true ? or each stage should have a dc biasing circuit?
2. Power gain is lower than maximum stable gain , but it is less than 20 db in end of band ( about 17.5 db). I can not add another stage. How do I increase it without using 3rd stage?
u need to add for every stage a bias circuit , so every one have its own bias network
another thing , int he end of the band it is 6 Ghz , do u want ur LNA very wideband u r talking about 5 Ghz BW which is very high , u need to study windeband techniques
Attached is block diagram of LNA I have design in C-band(3.4 to 4.2Ghz ) and measured results are meeting the specs mentioned in attached file you can extend its bandwidth by doing some matching.
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
