Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

design of down counter using T flipflops

Status
Not open for further replies.

analog_prodigy

Full Member level 2
Joined
Jul 19, 2007
Messages
141
Helped
14
Reputation
28
Reaction score
2
Trophy points
1,298
Location
India
Activity points
1,936
Hi,

Could anybody give me idea how to design 8-bit down counter using T Flipflops
 

DigitalLogician

Member level 2
Joined
Dec 20, 2009
Messages
46
Helped
4
Reputation
8
Reaction score
0
Trophy points
1,286
Location
USA
Activity points
1,540
Here is a place with a lot of counters: https://www.teahlab.com/sequencer/sequencers.html. That link should be able to help with visualization.

You need 4 T ff and nothing more.
1) connect all the T ff to an input signal 1
2) connect the clock input of the first T ff to an actual clock signal
3) connect the clock input of each succeeding T ff to the Q output of the ff that precedes it.
4) the T ff outputs also serve as your output bits
5) the T ff connect to the actual clock is Q0
6) the other T ffs in the chain are Q1, Q2, and Q3 respectively.
7) Q3 is of course your most significant bit.
8 ) Note about the clock connections: C0 = actual clock; C1 = Q0; C2 = Q1; C3= Q2

The teahlab link I give you has plenty of visualization help.

Good luck!
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Top