Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

design of counters..pl help!

Status
Not open for further replies.

cutesue

Newbie level 5
Joined
Jan 14, 2012
Messages
10
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,338
This is a design question. Please design a counter that counts the number of times the
number “5†appears in an 4-bit input stream. The I/O are as follows:

NumberIn : 4-bits wide (input)
Start: Reset counter and overflow flag to zero while start is high (input)
Count: 8-bit unsigned count (of the number of “5â€s that have occurred since start went
low (output)
Overflow: Goes high if count overflows (count is unsigned, so you only need to monitor
the adder carry out) and stays high until start is re-asserted.
 

First of all covert the input in parallel if its in series then using logic gates design a combination that gives one only when 5 is pressed and this output goes to an adder which u can monitor easily......
 

I agree with Aritra.
Just to add.
Be mindful of the rate at which the input data stream flows in.
If the data stays for say "Ts", your combinational circuit delay should not be more than "Ts" otherwise you would miss a few data sets.

Regards,
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top