Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Design of Charge pump for PLL

Status
Not open for further replies.

SubbuMani

Newbie level 2
Joined
Mar 30, 2018
Messages
2
Helped
0
Reputation
0
Reaction score
0
Trophy points
1
Activity points
11
Hi i am designing PLL for 5Ghz im stuck at design of charge pump and loop filter below one is my circuit pls help me in this regard i am attaching the schematic for reference..
Untitled.png
 

-Why you have placed another diode configured PMOS/NMOS just before Pump Transistors ?
-PLL Lopp filters values are not properly dimensioned.They look weird..
 

that is part of PFd its woring properly..m facing problems with charge pump
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top