Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Hi i am designing PLL for 5Ghz im stuck at design of charge pump and loop filter below one is my circuit pls help me in this regard i am attaching the schematic for reference..
-Why you have placed another diode configured PMOS/NMOS just before Pump Transistors ?
-PLL Lopp filters values are not properly dimensioned.They look weird..
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.