design of asynchronous counter using reversible logic gates

Status
Not open for further replies.

naveen028

Newbie level 2
Joined
Apr 26, 2012
Messages
2
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,295
Hi i want a verilog hdl code for a 4 bit asynchronous counter using reversible logic gates.
 

Status
Not open for further replies.
Cookies are required to use this site. You must accept them to continue using the site. Learn more…