Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Design considerations for PLL synthesizer

Status
Not open for further replies.

tshankar501

Member level 2
Joined
Dec 26, 2004
Messages
45
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,286
Location
Arizona, US
Activity points
362
wat is design consideration of designin a PLL synthesiser.. how diff it is from designing a PLL for tracking
 

Re: PLL synthesizer

Basically not much difference. However PLL for tracking will have more resource contraints and hence some performance will be compromised.
brmadhukar
 

Re: PLL synthesizer

i think it is not much different
but for syn , we concentrate on phase noise and spectral purity of VCO
so we must compromise between the nose from reff osc and VCO

in tracking pll , u need that the VCO , produce the carrier again , so the bandwidth of the pll is chosen to be small to clean the noise included in the signal u want to track "this is also valid for clock recovery "


khouly
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top