Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Design Compiler warning OPT-1206

Status
Not open for further replies.

jayTudu

Member level 1
Joined
Oct 14, 2008
Messages
38
Helped
4
Reputation
8
Reaction score
1
Trophy points
1,288
Activity points
1,553
opt-1206

Hi designerAll,

Can any one suggest me how to avoid the warning OPT-1206 in design compiler.
The OPT-1206 defination is: " The register Ro is constant and will be removed ".
This warns that some of the flipflop from my design are getting removed as a result
of optimization, but I donot want any of the filpflop to be removed from my design.
Is ther any command which can serve this purpose ?

Thanks n Regards,
JAY...
 

dcreddy1980

Full Member level 5
Joined
Dec 3, 2004
Messages
243
Helped
46
Reputation
92
Reaction score
21
Trophy points
1,298
Location
Munich, Germany
Activity points
1,532
the register is a constant design compiler

To preserve Flip flop from being removed by DC, apply the below command :

set hdlin_preserve_sequential true
 

aravind

Advanced Member level 1
Joined
Jun 29, 2004
Messages
487
Helped
45
Reputation
94
Reaction score
18
Trophy points
1,298
Location
india
Activity points
3,597
various warnings design compiler

I have another question, how to avoid sequential merging in DC. Is DC doing sequential merge across hieriarchy?

Thanks
Aravind
 

jayTudu

Member level 1
Joined
Oct 14, 2008
Messages
38
Helped
4
Reputation
8
Reaction score
1
Trophy points
1,288
Activity points
1,553
design compiler warnings

Thanks dcreddy... I will try this command
----------------------------------

Hi Aravind can you just explain what is sequential merging, I may try to search for an answer for you.
 

raju3295

Full Member level 4
Joined
Jan 4, 2007
Messages
206
Helped
17
Reputation
34
Reaction score
4
Trophy points
1,298
Activity points
2,376
design compiler boundary optimization

i dont think so,, any tool will merge the hierarchies and do the optimizations across the hierarchies,, untill u ask to do so,,, so sequential merge across hieriarchy may not occur
 

D Saurabh

Junior Member level 1
Joined
Jun 3, 2009
Messages
18
Helped
4
Reputation
8
Reaction score
0
Trophy points
1,281
Location
Singapore
Activity points
1,396
design compiler

The switch -boundary_optimization (compile -boundary_optimization) will result in optimization across hierarchies. Make sure u don't include it in case u want to prevent it.
 

eeeraghu

Full Member level 4
Joined
Jun 3, 2005
Messages
222
Helped
26
Reputation
50
Reaction score
9
Trophy points
1,298
Activity points
3,384
design compiler -edges

after boundary optimization use set register merging as false for that particular register inorder not to remove or merge that particular register for particular reasons.
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Top