Design Compiler synthesis error

[ryodan_2004]

I have a vhdl code, with constant values tied at the ports
e.g. m1 : port map mux ('0',a,b,c) ...

i've got errors because of the constants direct port assignments

Any additional script commands to remove this error ? TIA