Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Design Compiler Register Retiming and CDC

Status
Not open for further replies.

mwb

Junior Member level 1
Joined
Jul 20, 2015
Messages
16
Helped
0
Reputation
0
Reaction score
0
Trophy points
1
Activity points
150
Design Compiler Register Retiming and Synchronization

Hi, I'm using the following command to retime a design in DC:

optimize_registers -sync_transform decompose -async_transform decompose

I now need to change my design in such a way that adds synchronizers for 2 inputs. How can I tell DC not to move the registers in my synchronization circuit? I read the DC retiming manual and it doesn't mention this anywhere.

Thanks
 

ThisIsNotSam

Advanced Member level 5
Joined
Apr 6, 2016
Messages
2,192
Helped
383
Reputation
766
Reaction score
396
Trophy points
83
Activity points
11,235
Re: Design Compiler Register Retiming and Synchronization

Hi, I'm using the following command to retime a design in DC:

optimize_registers -sync_transform decompose -async_transform decompose

I now need to change my design in such a way that adds synchronizers for 2 inputs. How can I tell DC not to move the registers in my synchronization circuit? I read the DC retiming manual and it doesn't mention this anywhere.

Thanks

put the retiming circuitry in a separate module, don't retime it.
 

mwb

Junior Member level 1
Joined
Jul 20, 2015
Messages
16
Helped
0
Reputation
0
Reaction score
0
Trophy points
1
Activity points
150
Re: Design Compiler Register Retiming and Synchronization

Thanks. Seems obvious now that I think about it, worked.
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Top