Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

design compiler & physical compiler

Status
Not open for further replies.

renoz

Member level 3
Joined
Aug 27, 2011
Messages
54
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,286
Activity points
1,587
hi

am beginner
please give the basic detail about design compiler & physical,memory,RTL compiler

whats use of these:?:


thanks & regard
 

jeet_asic

Full Member level 3
Joined
Nov 18, 2011
Messages
156
Helped
20
Reputation
40
Reaction score
19
Trophy points
1,298
Location
Bangalore
Activity points
2,196
Design compiler is a RTL synthesis tool by synopsys , which is used to generate Netlist n Gate level synthesis.
 

englishdogg

Full Member level 5
Joined
Jan 10, 2012
Messages
250
Helped
38
Reputation
76
Reaction score
40
Trophy points
1,308
Location
India
Activity points
2,742
Of many EDA companies Design compiler and RTLCompiler are RTL synthesis products from Synopsys and Cadence - RTL to technology gates mapping and optimization
Physical Compiler or ICC compiler is the PnR tool of Synopsys; Encounter Digital Implementation from Cadence - used for placement, clock tree routing and physical optimization.
 
Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Top