Design and Verification flow to develop a uprocessor core based on open SPARC Arch

Status
Not open for further replies.

Moustafa_Mohammad

Newbie level 5
Joined
Jul 20, 2011
Messages
9
Helped
1
Reputation
2
Reaction score
1
Trophy points
1,283
Activity points
1,336
Dear All,

Can any one tell me the necessary steps for Design and Verification flow of u processor core based on open SPARC Architecture on FPGA what are the knowledge I should have beside solid knowledge of RTL Design and Computer Architecture. and what are the flow of this project.
 

HOWTO: Run OpenSPARC system on Xilinx XUPV5-LX110T

h**ps://wiki.nesl.ucla.edu/doku.php?id=opensparc_on_xilinx_xupv5
 
Status
Not open for further replies.
Cookies are required to use this site. You must accept them to continue using the site. Learn more…