Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronic Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Description of Physical Compiler tool

Status
Not open for further replies.

jobnom99

Newbie level 6
Joined
Jan 20, 2003
Messages
11
Helped
2
Reputation
4
Reaction score
2
Trophy points
1,283
Activity points
182
Physical compiler

Dear..

thank you for your good suggstion.

first , physical compiler is synopsys commercial tool.
Physical Compiler is a block-level timing convergence tool that
combines proprietary synthesis, placement, and static timing
analysis tools. These tools have a common infrastructure to achieve
the best post-layout quality of results (QOR).
Physical Compiler tightly integrates synthesis and placement; it is
both a synthesis tool and a detailed placement tool. It synthesizes
the logic, places the logic, and performs route estimation that
enables a one-pass timing closure flow. Physical Compiler generates
a design database that describes the optimized netlist and contains
physical placement coordinates specified for the leaf cells. Using this
design database for layout reduces the design cycle time and
improves the QOR.

second, I am very interested in this tool.
because below 0.18um and high gate / technolgy ,
the difference of pre_layout and post_layout is very huge.
below 0.18um , wire delay is bigger than cell delay.
so, this tool is very helpful in chip design.

I hope this content help you.
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Top