Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

DES algorithm using VHDL

Status
Not open for further replies.

raul260291

Junior Member level 1
Joined
Jul 1, 2011
Messages
16
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,389
Hi Everyone,
I am working on project i.e," Implementation of DES algorithm using VHDL" code.
While I was going through the texts and pdf's of DES algorithms, I came across the Matrices " PC-1, PC-2, IP-1 AND FP"
can anybody please help me regarding the mathematics involed in generating these matrices.
I got stuck at this point.

Please help me to get out of this....

---------- Post added at 17:08 ---------- Previous post was at 17:01 ----------

I mean how to DErive the table for the IP , PC-1,PC-2
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top