Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

"derive_pll_clocks" doesn't create generated clocks for all outputs

Status
Not open for further replies.

shaiko

Advanced Member level 5
Joined
Aug 20, 2011
Messages
2,644
Helped
303
Reputation
608
Reaction score
297
Trophy points
1,363
Activity points
18,302
Hello,

In my Arria V design. I have a PLL with one input and 3 outputs. The input is 125 MHz. The outputs are as follows:

1. Output 0 - 125 MHz ( without phase shift - with properties identical to the input clock ).
2. Output 1 - 125 MHz ( without phase shift - with properties identical to the input clock ).
3. Output 2 - 25 MHz.

In Timequest I run "derive_pll_clocks" and look at the output of the command.

I was expecting to see 3 "create_generated_clock" - but I only see one. Only the output for the 3rd clock ( 25 MHz ) has a "create_generated_clock" command.

Why is that ?
 

no idea, but i'll take a stab in the dark:

the optimize function in your system recognized outputs 1 and 2 as identical to the input
and did not do anything, as there was no "need", since it already exists.

is there a way to force the "compiler"(?) to ignore the "optimize" functions?
 

That's also my suspicion...
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top