Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Densty Rule in Lower tech

Status
Not open for further replies.

Prashanthanilm

Full Member level 5
Full Member level 5
Joined
Aug 24, 2012
Messages
302
Helped
36
Reputation
72
Reaction score
36
Trophy points
1,308
Visit site
Activity points
2,950
Hi,

Why there are Density rule in lower technology?

What does it imply actually?

Thank you,
Prashanth
 

Pattern density is a way of setting a minimum uniformity
of etch-loading, especially older wet etches suffered
from depletion of the active etchant in areas where
more material is being taken off, less where the load
is light, leading to local variations in W, L of whatever
layer is in question.

I'm not sure whether these rules have "gone away"
in advanced nodes, or if the device-device spacings
are now so small that density violations just don't
happen (much), or if the foundries have decided to
apply the density-fills after receiving the customer
database just to cut down on the whining and errors.
 
especially older wet etches suffered
from depletion of the active etchant in areas where
more material is being taken off, less where the load
is light, leading to local variations in W, L of whatever
layer is in question.
rs.

So, Pattern density rules are for uniform etching purpose.

Still, the doubt is not fully clear. Can you elaborate more?.

What do you mean by older wet etches?
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top