Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Delay locked loop - Urgent Help Required

Status
Not open for further replies.
M

melpinto

Newbie level 1
Joined
Mar 20, 2017
Messages
0
Helped
0
Reputation
0
Reaction score
0
Trophy points
0
Activity points
0
Designing a DLL done in CS inverter with symmetric load for 32 phases. Frequency input range is 100Mhz to 208Mhz.
Locking is not occurring as delay is remaining constant. Also, duty cycle is reducing in each stage as negative edge is not delaying fast as positive edge.
Design done in Cadence Spectre tool in 90nm. How to solve these issues?
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top