Welcome to our site! EDAboard.com is an international Electronic Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
If you´re working w/ ASIC design that amount of time seems very large and space needed will be very expensive to waste w/ that function.
Maybe is better you implement something based on counter solution.
Timered solutions based on silicon dopping characteristics are highly affected by temperature and thus result is imprecise.
Maybe could be not the better choice.
Think about a syncronous based solution.