Non AMP

Delay and area optimization in Standard-Cell Design

Thread starter iga
Start date Apr 20, 2006

Status: Not open for further replies.

Apr 20, 2006

#1

I

iga

Newbie level 3

Hi

Someone can give me advice where I can read about delay and area optimization in Standard-Cell Design ?

Best regards.

Status: Not open for further replies.

Similar threads

B
Can I put digital standard cells in a Deep N-Well（DNW）
- Started by Bruce Ma
- Jan 19, 2024
- Replies: 1
Analog Integrated Circuit (IC) Design, Layout and more
A
Standard cell global supply changes
- Started by amiramu10
- Feb 3, 2023
- Replies: 0
Analog Integrated Circuit (IC) Design, Layout and more
T
PDK Information concerning the tolerable heat dissipation per area
- Started by Thauer
- Nov 6, 2023
- Replies: 0
Analog Integrated Circuit (IC) Design, Layout and more
[SOLVED] Standard Verification Rule Format (SVRF) Manual request
- Started by Fayiz_159
- Nov 29, 2023
- Replies: 4
Analog Integrated Circuit (IC) Design, Layout and more
B
Critical & Non critical nets in layout design?
- Started by bhyresh KJ
- Mar 5, 2024
- Replies: 2
Analog Integrated Circuit (IC) Design, Layout and more