Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Decompile an FPGA configuration bitstream

Status
Not open for further replies.

Acido Cinico

Junior Member level 3
Joined
Feb 5, 2002
Messages
29
Helped
3
Reputation
6
Reaction score
0
Trophy points
1,281
Location
Italy
Activity points
159
I was wondering wether it is possible or not to reverse engineer
an FPGA design starting from the configuration bitstream.
I know that it is easy to copy a design by cloning the bitstream in the external flash memory but this would lead to an identical copy of the original.
Are there any tools or maps that may help someone to alter an FPGA
design?

Thanks in advance,
A.C.
 

Everything is possible. But this particular task is very difficult, because bit-stream format is closed. Long-long time ago there was a tool set from Xilinx (JBits) which provided classes for direct handling of bit-streams, but it was discontinued some years ago. Anyway, you can check this link: http://www.geocities.com/SiliconValley/Pines/6639/fpga/jbits.html

Good luck!

Ace-X.
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top