process(clk)
begin
if rising_edge(clk) then
y <= to_integer( to_ufixed(c, 31, 0) * to_ufixed(0.25, -2, -2) );
end if;
end process;
entity fix is
port (clk: in bit;
c: in integer;
y: out integer);
end fix;
We use cookies and similar technologies for the following purposes:
Do you accept cookies and these technologies?
We use cookies and similar technologies for the following purposes:
Do you accept cookies and these technologies?