Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

[SOLVED] DDR3 Signals length matching

Status
Not open for further replies.
mishrashashi

mishrashashi

Advanced Member level 4
Joined
Jan 5, 2011
Messages
105
Helped
20
Reputation
40
Reaction score
20
Trophy points
1,298
Location
India
Activity points
1,912
Hi,
Is it feasible to route a databyte or address bus signals on different layers with matched length?



Best Regards
Shashi
 

Asper I know that should be fine if you mach the impedance properly with signal layers-

Refer this -
 

Attachments

  • 10.1.1.172.2317.pdf
    819.5 KB · Views: 90

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top