Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

DDR3 problem (xilinx ML605)

Status
Not open for further replies.

spman

Advanced Member level 4
Full Member level 1
Joined
Aug 15, 2010
Messages
113
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,296
Visit site
Activity points
2,061
Hi
I want to use the DDR3 memory which is on the xilinx virtex6 board (ML605). So I downloaded the example design at the xilinx site and modifed it to write my data patterns into the memory. Actually I removed the data generator in the design and wrote a simple data generator myself.

I have a problem in simulation. When I issue a write command to the controller, data are written first at address 16 and then 24 for the next write command, then 32 and ... no matter what address I want to write in! For example I can't start from adress 32!

Could anybody help me please! I have scrambled with it for about 2 weeks! But doesn't work! :(
Or any other example?

Thanks in advance
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top