Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronic Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

DDR2 signalling basics

Status
Not open for further replies.

hithesh123

Full Member level 6
Joined
Nov 21, 2009
Messages
324
Helped
1
Reputation
2
Reaction score
1
Trophy points
1,298
Location
lax
Activity points
3,548
I am lookign for some materials on DDR2 signalling (SSTL_18).
I read the Jedec specs. They just give the signalling levels.

I need a more basic intro sstl 18 signalling. Why Vref is used and the Vac and Vdc specs etc.
 

rhaynes

Member level 5
Joined
Feb 8, 2011
Messages
84
Helped
37
Reputation
74
Reaction score
37
Trophy points
1,298
Location
Oceanside, CA, USA
Activity points
1,996
Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Top