Non AMP

[SOLVED] DDR Timing analysis..

Thread starter Sivapraksam
Start date Jul 27, 2012

Status: Not open for further replies.

Jul 27, 2012

#1

S

Sivapraksam

Newbie level 2

Pls tell me what is setup time and hold up time in DDR SDRAM??

Jul 27, 2012

#2

K

kabaleevisu

Advanced Member level 2

hi siva,,

please go through this link you will get idea

http://www.referencedesigner.com/tutorials/si/si_01.php

Status: Not open for further replies.

Similar threads

E
TDR Impedance analysis
- Started by engr_joni_ee
- Oct 19, 2023
- Replies: 13
PCB Routing Schematic Layout software and Simulation programs
H
How do we match the timing of CLK and DQS signals in DDR
- Started by hioyo
- Aug 17, 2022
- Replies: 1
PCB Routing Schematic Layout software and Simulation programs
H
Prelayout Simulation of DDR
- Started by hioyo
- Oct 31, 2021
- Replies: 0
PCB Routing Schematic Layout software and Simulation programs
S
DDR3 Address Lanes Impedance
- Started by strahd_von_zarovich
- Mar 30, 2022
- Replies: 3
PCB Routing Schematic Layout software and Simulation programs
A
Ddr address lines max possible length
- Started by ashokdeva
- Jun 14, 2018
- Replies: 2
PCB Routing Schematic Layout software and Simulation programs