Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

DDR SDRAM Memory Organization

Status
Not open for further replies.

goshka

Advanced Member level 4
Joined
Jul 26, 2003
Messages
115
Helped
9
Reputation
18
Reaction score
5
Trophy points
1,298
Location
Tver,Russia
Activity points
951
ddr rank bank

**broken link removed** page 20: Block diagram of 128M SDRAM
 

BlackOps

Full Member level 5
Joined
Jan 1, 2005
Messages
280
Helped
14
Reputation
28
Reaction score
3
Trophy points
1,298
Location
AZERBAIJAN
Activity points
2,496
ddr memory organization

thanks, but i have this document. it did not show the details. But, i have already understood all that. Here it is:

For example my memory DDR SDRAM module dimm is 512Mega bytes. And it is dual rank. so it has 16 chips, 8 chips on each side.

the above schematic shows how those chips are connected. and the organization is as follows:

Each chip has 4 banks.


Each bank has a dimension of 1024 columns and 8192 rows.


Each chip is 8 bitwide..so each cell of the bank array is 8 bits!

Now we calculate the number of bits per chip:

8192(rows) x 1024(columns) x 8(cell size) = 67 108 864 bits (ONE BANK)

Four banks make up: 67 108 864 x 4 = 268 435 456 bits (ONE CHIP)

So! One chip has 268 435 456 BITS OR 33 554 432 BYTES

In other words one chip is 32MegaBytes... I have 16 chips...so the DIMM module is 512MegaBytes.


The RANK is a group of chips. The rank is selected by the S#0 and S#1 signals on the above schematic. For example when S0# is asserted, rank 0 is selected, and the chips 1,2,3,4,5,6,7,8 are selected through the CS# signals.

Now we can operate over those chips, and if we select some bank... say bank 2... then bank 2 will be selected in all of those eight selected chips!

now if we select some row...say row x, then this row will be selected in all of those chips with open bank 2!

At this stage, we can operate on the following amount of memory:

1024(number of columns) x 8 (cell size) x 8 (number of chips selected) = 65 536 bits.

that's it... i think someone may find this information useful if he has questions about bank/rank/ddr organization.
 

flyingtin

Newbie level 4
Joined
Jul 6, 2010
Messages
7
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Location
China
Activity points
1,320
Yes, it's useful.
What does dual rank mean?
How to connect their DQ data buses?
How to choose rank?
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Top