Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

DDR interface explanation

Status
Not open for further replies.

aditya1579

Member level 2
Joined
Jan 2, 2013
Messages
46
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,286
Activity points
1,611
HI

I have not fully understood how a DDR interface works. If the data bits read a byte of data at the rising edge of the clock, how come the same bits see new data at the falling egde of the clock, because the data bits would be pointing to the same location in the memory for the full clock cycle.

Am I thinking right ?

Thanks,
Aditya
--- Updated ---

Also, I believe that the control signals like Read, Write etc change only once every clock cycle.
 
Last edited:

KlausST

Super Moderator
Staff member
Joined
Apr 17, 2014
Messages
23,047
Helped
4,716
Reputation
9,448
Reaction score
5,092
Trophy points
1,393
Activity points
152,678
Hi,

Let's say you have 8 data lines .... but you want to transfer a 16 bit word..
You could sync low byte to the rising clock edge and high byte to the falling edge...with same address.

Klaus
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Top