eng_ahmed_osama
Junior Member level 3
how i can put timing constraint to each path in design i am using DC_compiler , when i synthesize it gives me a slack zero all the time and in the timing report their is a notification that path is unconstrained