Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

DC-Topological (Synopsys) constraints and settings

Status
Not open for further replies.

ivlsi

Advanced Member level 3
Joined
Feb 17, 2012
Messages
883
Helped
17
Reputation
32
Reaction score
16
Trophy points
1,298
Activity points
6,868
Hi All,

What constraints might be (should be) used in the DC-Topological, which don't exist in a regular DC?

Are there any special settings?

Thank you!
 

Constraints?? Are you referring to SDC file or any other constraints like swicthes used during optimization?

I think SDC wise they should be same with minor changes in pessimism to ensure that the modelling is more accurate
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top