Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronic Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

dc script about Ethernet MAC IP CORE

Status
Not open for further replies.

tavidu

Member level 1
Joined
Oct 21, 2004
Messages
40
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,286
Activity points
343
Hi all,
I 'm designing ethernet mac IP CORE, which supports 1000M/100M/10M/TBI mode.
There are many clocks in my design. In deifferent mode, different clock is used, so I use several MUX for clock selection.
But I 'm not confident with my systhesis&STA script about clock MUX. Anyone can help me? or paste your synthesis script of MAC IP CORE.
 

kelvin_bao

Junior Member level 2
Joined
Sep 14, 2004
Messages
22
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
163
it seems difficulty.

in one of our company project,we also use mux to select clock by register value.but out clock no more than 150Mhz.

you design support 1Ghz,so fast speed.
 

cnspy

Full Member level 3
Joined
Sep 10, 2002
Messages
151
Helped
5
Reputation
10
Reaction score
1
Trophy points
1,298
Activity points
1,041
For synthesis, maybe you need to use the fastest clock to constrain your design.

For sta, maybe you need to write different script for each clock to pass the MUX.

You have to pay more attention on your design when switching the clock in flying
 

ami

Member level 3
Joined
Apr 28, 2005
Messages
62
Helped
4
Reputation
8
Reaction score
0
Trophy points
1,286
Location
VN
Activity points
1,952
Hi,
I have just finished a project like that. My experiences about this are:
1. with GE @1.25 MHz, you should use internal SERDES
2. You can not use a wide clock range on 1 port, because there is no SERDES that provide you such a wide clock range. You should devide your design into 2 port type: 1 for the 531.05MHz & 270MHz and 1 for 1.25GHz
3. For the 531.05MHz & 270MHz, in DC, set clock = 500; in STA, you can set the MUX to have 2 case analysis on each of these frequencies.
Hope ths help :)
 

xworld2008

Full Member level 4
Joined
Dec 13, 2002
Messages
231
Helped
18
Reputation
36
Reaction score
14
Trophy points
1,298
Activity points
1,801
I think this need a hard macro to receive data, in the ip don't need so fast , and the hard macro you need design and verify use spice , and the ip just need 1000M/8 or 1000M/16. by the way , the io of 1000M is very hard design.
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Top