DC Compiler from Synopsys

Similar threads

• A

  not able get output from OV2640 module

  • Started by aminpix
  • Jun 28, 2023
  • Replies: 2

  PLD, SPLD, GAL, CPLD, FPGA Design
• M

  Migration from XilKernel to freeRTOS

  • Started by msauer75
  • May 11, 2023
  • Replies: 0

  PLD, SPLD, GAL, CPLD, FPGA Design
• A

  [SOLVED] Access BRAM from PS

  • Started by aminpix
  • Feb 23, 2023
  • Replies: 2

  PLD, SPLD, GAL, CPLD, FPGA Design
• F

  Using SPI master to read from SRAM to SPI slave.

  • Started by Freddy_
  • Apr 30, 2023
  • Replies: 3

  PLD, SPLD, GAL, CPLD, FPGA Design
• J

  [SOLVED] Trying to write SPI SD Card reader in verilog, getting weird data from CMD17

  • Started by JustusJohnston
  • Jun 22, 2023
  • Replies: 7

  PLD, SPLD, GAL, CPLD, FPGA Design