Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Data slicer with min max peak detectors

Status
Not open for further replies.

thranduil

Member level 1
Member level 1
Joined
Jul 19, 2011
Messages
41
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,286
Visit site
Activity points
1,670
Hi all guys,

I designed a board with microcontroller and CC1000 sub GHz transciever from TI. Since the receiver part is not intended for receiving ASK signals, additional circuitry is needed in order do derive ASK symbols from RSSI signal. In order to do that, I combined circuit from MAX1471 datasheet where and the principle is shown here:
principle.png

It is also recommended to select resistors and cpacitors values as following:
The maximum and minimum peak detectors can be
used together to form a data-slicer threshold voltage at
a midvalue between the maximum and minimum volt-
age levels of the data stream (see the Data Slicers sec-
tion and Figure 5). The RC time constant of the peak-
detector combining network should be set to at least 5
times the data period.

What I don't get here is what should peak-detector combining network be? If they mean RC between PDMAXA and PDMINA then I have R and R in series and C and C in series which will lead to RC. Is this meaning of combines circuit.

My circuit looks like this:
sch.png

Thanx and cheers
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top