Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
You can use the timing report to get this info. If you are using PT , do "report_timing -path_type full_clock_expanded" to the desired start and end points. The report will show you the detailed clock path starting from the clock source and the data path as traced by the STA tool to time the path.