Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

DAC Architeture

Status
Not open for further replies.

TXRX

Full Member level 2
Joined
Mar 7, 2012
Messages
143
Helped
2
Reputation
4
Reaction score
5
Trophy points
1,298
Activity points
2,252
Hi,

I have signal at Bandwidth of 100MHz, the sample rate is 200MHz.

What will be prefered ?

Option 1: ADC 8 bit.
Option 2: ADC 3 bit with Sample and Hold.

Thanks,
 

Hi,

I agree with Barry.

And according Nyquist the sampling rate needs to be HIGHER than 2 x signal frequency.

Klaus
 

To expand on what Klaus said, sampling a 100MHz sine wave with 200MHz could conceivably give you an output of 0V DC. So then it doesn't matter WHICH solution you use.
 

At exactly Nyquist you could do as well with a 1-bit
DAC (inverter / buffer).

At lower frequencies you say nothing about desired
accuracy.

A post-sampling could eliminate some spurs that
may come from not-ideally-aligned inputs causing
a non-monotonic transition from "code N" to
"code N+1" as elements of the DAC reswitch.

But you ask for DAC and then talk ADC mostly.
What's the real interest and some idea of real
requirements?
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top