Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

D2 and D3 violations of DFT compiler

Status
Not open for further replies.

irun2

Member level 2
Joined
Jan 20, 2008
Messages
49
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,286
Activity points
1,701
Hi everyone,
I'm not familiar with DFT and not until recently I have to learn it.
following are the main scripts:

set_dft_signal -view spec -port SE -type scanenable
set_dft_signal -view spec -port SI -type scanDataIn
set_dft_signal -view spec -port SO -type scanDataOut
set_dft_signal -view spec -port TM -type testMode
set_dft_signal -view existing_dft -port clk -type scanClock -period 100 -timing {45 55}
set_dft_signal -view spec -port rst -type reset -active_state 0
create_test_protocol
dft_drc

There're D2 and D3 violations.
I know set_auto_fix and set_dft_config may do, but I don't know how to.
 

D2 and D3 violations come when set/reset ports are uncontrollable. Check the constraint for reset pin , are you sure it is active low or active high in scan mode.
 

D2 and D3 violations come when set/reset ports are uncontrollable. Check the constraint for reset pin , are you sure it is active low or active high in scan mode.
HI Jennis,
No matter what active_state i set to the rst port, dft_drc still complains with the same violations. But when I change it to -view existing_dft, the uncontrollable set/reset vio are clear! So confusing !
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top