Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

D Flip-Flop with cadence

Status
Not open for further replies.

Saadeddine Ben Jemaa

Newbie level 1
Newbie level 1
Joined
May 13, 2015
Messages
1
Helped
0
Reputation
0
Reaction score
0
Trophy points
1
Activity points
7
Hallo everybody,

I am building a D flip-flop with 2 transmission gates and 2 feedback inverters.
My problem is that I only get the first data in the ouput Q and after that whatever the D is , the Q output is blocked at the first value of the input D.

it will be very nice to be helped.
Thanks for your time.

Bildschirmfoto vom 2015-05-13 13:13:27.png
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top