Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronic Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

cycle level acurate C models

Status
Not open for further replies.

farmerwang

Member level 3
Joined
May 29, 2002
Messages
59
Helped
4
Reputation
8
Reaction score
2
Trophy points
1,288
Activity points
651
Is there anybody has experience with developping cycle-level acurate C-models? Please give me some information.
 

the_penetrator

Full Member level 5
Joined
Jun 22, 2001
Messages
297
Helped
10
Reputation
20
Reaction score
5
Trophy points
1,298
Activity points
2,775
To build a cycle-accurate model for a processor architectrure is a non-trivial task. If you are just starting with your proj, you may find an instruction accurate model handy.

It is a few days work. An example is given in an uploaded paper by trader named: "Build your own RISC processor simulator". Some issues are highlighted there.

What is the processor you imply, CISC, RISC, employs delayed branches. All these details add to the complexity of the model.

In the web, cycle-accurate models to start with are more rare than instruction-level models.

the_penetrator©
 

farmerwang

Member level 3
Joined
May 29, 2002
Messages
59
Helped
4
Reputation
8
Reaction score
2
Trophy points
1,288
Activity points
651
any web site, books, paper

do u have any paper, books, or web site can share?

we already have an instruction level model, and it works fine. Our RTL also works fine. But we have a lot of pain debug the RTL, that's why we need a cycle level acurate model before begin next project.
 

Status
Not open for further replies.
Toggle Sidebar

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Top