Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

custom static cmos design.

Status
Not open for further replies.

sam139

Newbie level 3
Newbie level 3
Joined
Sep 5, 2014
Messages
4
Helped
0
Reputation
0
Reaction score
0
Trophy points
1
Visit site
Activity points
30
Hi guys,

I have a doubt regarding the stick diagram of a cmos design. I want to design a single custom static CMOS gate (only one gate delay) that implements the function (NOT (A OR B OR C) AND D)). How to draw a MOS transistor schematic and a sticks diagram?

Thank you for the help.
 

You forgot a bracket. Schematic depends on where it will be.
 

I'm sorry. The function is NOT((A OR B OR C) AND D). Kindly help.
its urgent.

Thank you
 

Curious that you are concerned about gate delay but want to
work in terms of static design and a tall complicated gate
design. Elaborate tall stacks tend to have lousy drive strength
and drive symmetry. It's likely that when you add reasonable
wire and gate load, that a cascade of smaller combo gates
will give better performance (especially at the margins).

But the homework problem is what it is, I suppose.
 

The function is NOT((A OR B OR C) AND D).

Homework, I guess. Isn't it? Here's the schematic: comp_gate.png . Try to create the stick diagram!
 
  • Like
Reactions: sam139

    sam139

    Points: 2
    Helpful Answer Positive Rating
Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top