Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

current mirror voltage drop

Status
Not open for further replies.

flabbergastt

Junior Member level 2
Joined
Sep 16, 2014
Messages
20
Helped
0
Reputation
0
Reaction score
0
Trophy points
1
Activity points
149
Hi,

What is the best way to reduce the voltage drop of a MOSFET current mirror for both nMOS and pMOS? Would it be the same for a cascode current mirror or wide-swing current mirror?

thanks
 
Last edited:

crutschow

Advanced Member level 5
Joined
Feb 22, 2012
Messages
3,839
Helped
915
Reputation
1,828
Reaction score
899
Trophy points
1,393
Location
L.A. USA Zulu -8
Activity points
21,677
You are generally limited by the gate-source threshold voltage (Vgs(th)) so you want transistors that have a low threshold.
 

kemiyun

Full Member level 4
Joined
Jan 18, 2011
Messages
191
Helped
75
Reputation
150
Reaction score
72
Trophy points
1,308
Activity points
3,128
You are generally limited by the gate-source threshold voltage (Vgs(th)) so you want transistors that have a low threshold.

I don't completely object to this but I don't completely agree either. Yes Vth is important but in ideal case you'd be able to go beyond gate voltage by Vth (assuming you don't care about accuracy that much). I think the ultimate limit is how much you can reduce the overdrive voltage, I believe this is a more generalized statement. But I'm not sure if this is what he meant with voltage drop.
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Top